Scaled-down reference switching scheme for low-power SAR ADCs

Seung Uk Baek; Se Won Lee; Kang Yoon Lee; Minjae Lee

doi:10.1007/s10470-018-1279-1

Scaled-down reference switching scheme for low-power SAR ADCs

Seung Uk Baek
, Se Won Lee
, Kang Yoon Lee
, Minjae Lee

Department of Electronic and Electrical Engineering

Gwangju Institute of Science and Technology

Research output: Contribution to journal › Article › peer-review

2 Scopus citations

Abstract

An energy-efficient scaled-down reference (SDR) digital-to-analogue converter switching sequence is presented for a low-power successive approximation register analogue-to-digital converter. Owing to the fact that the proposed technique utilizes only a quarter of the capacitor array for input sampling, an SDR (V_ref/4) and ground (Gnd) for the same input are required for conversion cycles, which achieve reduced switching energy and high linearity. The SDR switching structure improves the efficiency of average switching energy by 99.61% and reduces the total number of required capacitors in the digital-to-analogue converter arrays by 50% compared to the conventional structure.

Original language	English
Pages (from-to)	143-148
Number of pages	6
Journal	Analog Integrated Circuits and Signal Processing
Volume	97
Issue number	1
DOIs	https://doi.org/10.1007/s10470-018-1279-1
State	Published - 1 Oct 2018

Keywords

Capacitor switching energy
CDAC
SAR ADC

UN SDGs

This output contributes to the following UN Sustainable Development Goals (SDGs)

Access to Document

10.1007/s10470-018-1279-1

Cite this

@article{a833396cdd6641f79935a27fb2d0833a,

title = "Scaled-down reference switching scheme for low-power SAR ADCs",

abstract = "An energy-efficient scaled-down reference (SDR) digital-to-analogue converter switching sequence is presented for a low-power successive approximation register analogue-to-digital converter. Owing to the fact that the proposed technique utilizes only a quarter of the capacitor array for input sampling, an SDR (Vref/4) and ground (Gnd) for the same input are required for conversion cycles, which achieve reduced switching energy and high linearity. The SDR switching structure improves the efficiency of average switching energy by 99.61\% and reduces the total number of required capacitors in the digital-to-analogue converter arrays by 50\% compared to the conventional structure.",

keywords = "Capacitor switching energy, CDAC, SAR ADC",

author = "Baek, \{Seung Uk\} and Lee, \{Se Won\} and Lee, \{Kang Yoon\} and Minjae Lee",

note = "Publisher Copyright: {\textcopyright} 2018, Springer Science+Business Media, LLC, part of Springer Nature.",

year = "2018",

month = oct,

day = "1",

doi = "10.1007/s10470-018-1279-1",

language = "English",

volume = "97",

pages = "143--148",

journal = "Analog Integrated Circuits and Signal Processing",

issn = "0925-1030",

publisher = "Springer Netherlands",

number = "1",

}

TY - JOUR

T1 - Scaled-down reference switching scheme for low-power SAR ADCs

AU - Baek, Seung Uk

AU - Lee, Se Won

AU - Lee, Kang Yoon

AU - Lee, Minjae

PY - 2018/10/1

Y1 - 2018/10/1

N2 - An energy-efficient scaled-down reference (SDR) digital-to-analogue converter switching sequence is presented for a low-power successive approximation register analogue-to-digital converter. Owing to the fact that the proposed technique utilizes only a quarter of the capacitor array for input sampling, an SDR (Vref/4) and ground (Gnd) for the same input are required for conversion cycles, which achieve reduced switching energy and high linearity. The SDR switching structure improves the efficiency of average switching energy by 99.61% and reduces the total number of required capacitors in the digital-to-analogue converter arrays by 50% compared to the conventional structure.

AB - An energy-efficient scaled-down reference (SDR) digital-to-analogue converter switching sequence is presented for a low-power successive approximation register analogue-to-digital converter. Owing to the fact that the proposed technique utilizes only a quarter of the capacitor array for input sampling, an SDR (Vref/4) and ground (Gnd) for the same input are required for conversion cycles, which achieve reduced switching energy and high linearity. The SDR switching structure improves the efficiency of average switching energy by 99.61% and reduces the total number of required capacitors in the digital-to-analogue converter arrays by 50% compared to the conventional structure.

KW - Capacitor switching energy

KW - CDAC

KW - SAR ADC

UR - https://www.scopus.com/pages/publications/85052519581

U2 - 10.1007/s10470-018-1279-1

DO - 10.1007/s10470-018-1279-1

M3 - Article

AN - SCOPUS:85052519581

SN - 0925-1030

VL - 97

SP - 143

EP - 148

JO - Analog Integrated Circuits and Signal Processing

JF - Analog Integrated Circuits and Signal Processing

IS - 1

ER -

Scaled-down reference switching scheme for low-power SAR ADCs

Abstract

Keywords

UN SDGs

Access to Document

Other files and links

Fingerprint

Cite this