Low-power gate driver circuit using depletion mode a-IGZO TFTs

Jin Ho Kim, Sihan Wang, Jongsu Oh, Kee Chan Park, Yong Sang Kim

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

This paper proposes a new gate driver using depletion mode a-IGZO thin film transistors (TFTs). First approach, the proposed gate driver circuit is possible to decrease discharging of Q node due to leakage current Second approach, the driving TFT Vp of the inverter in the proposed gate driver circuit has zero less using two low supplies (VSS and VSSL). Simulation results verify the feasibility for driving characteristics and power consumption of the proposed gate driver circuit.

Original languageEnglish
Title of host publication23rd International Display Workshops in conjunction with Asia Display, IDW/AD 2016
PublisherSociety for Information Display
Pages875-877
Number of pages3
ISBN (Electronic)9781510845510
StatePublished - 2016
Event23rd International Display Workshops in conjunction with Asia Display, IDW/AD 2016 - Fukuoka, Japan
Duration: 7 Dec 20169 Dec 2016

Publication series

Name23rd International Display Workshops in conjunction with Asia Display, IDW/AD 2016
Volume2

Conference

Conference23rd International Display Workshops in conjunction with Asia Display, IDW/AD 2016
Country/TerritoryJapan
CityFukuoka
Period7/12/169/12/16

Keywords

  • Amorphous IGZO thin film transistors
  • Depletion mode
  • Gate driver
  • Leakage current
  • Low-power
  • Q node

Fingerprint

Dive into the research topics of 'Low-power gate driver circuit using depletion mode a-IGZO TFTs'. Together they form a unique fingerprint.

Cite this