Low phase noise S-band PLL frequency synthesizer using DDS and offset mixing techniques

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

The paper presents the design and implementation of a DDS-driven PLL frequency synthesizer module using an offset mixing technique. The DDS, which is adopted as the reference generation for the PLL synthesizer, allows the synthesizer to have a fast switching time and narrow channel spacing. The offset mixing method allows an excellent in-band phase noise feature. The implemented frequency synthesizer has an excellent phase noise of - 91.6dBc/Hz at an offset of 10KHz for the center frequency of 4.6GHz.

Original languageEnglish
Title of host publicationAPMC 2009 - Asia Pacific Microwave Conference 2009
Pages1409-1412
Number of pages4
DOIs
StatePublished - 2009
EventAsia Pacific Microwave Conference 2009, APMC 2009 - Singapore, Singapore
Duration: 7 Dec 200910 Dec 2009

Publication series

NameAPMC 2009 - Asia Pacific Microwave Conference 2009

Conference

ConferenceAsia Pacific Microwave Conference 2009, APMC 2009
Country/TerritorySingapore
CitySingapore
Period7/12/0910/12/09

Keywords

  • Direct digital frequency synthesizer
  • Frequency synthesizer
  • Offset mixing

Fingerprint

Dive into the research topics of 'Low phase noise S-band PLL frequency synthesizer using DDS and offset mixing techniques'. Together they form a unique fingerprint.

Cite this