Inverted-load network for high-power Doherty amplifier

  • Sungwook Kwon
  • , Minsu Kim
  • , Sungchan Jung
  • , Jonghyuk Jeong
  • , Kyunghoon Lim
  • , Juho Van
  • , Hanjin Cho
  • , Hyungchul Kim
  • , Wansoo Nah
  • , Youngoo Yang

Research output: Contribution to specialist publicationArticle

Abstract

The design and implementation of a high-power, high-efficiency inverted Doherty power amplifier (PA) with highly compact load network, is presented. The amplifier is designed and implemented for a wide-band code-division multiple access (WSDMA) base-station applications. A 190 W peak-envelope-power (PEP) laterally diffused metal-oxide-semiconductor (LDMOS) field-effect transistors (FETs) is used to implement the Doherty amplifier. This design can help to achieve a high power-added efficiency (PAE) and an average output power level by using four-carrier down-link WCDMA signals. The Doherty amplifier can be implemented by using conventional and inverted Doherty PAs (IDPAs). The IDPAs uses a combination of an output matching circuit and offset line, while the conventional Doherty amplifies uses a λ/4 line for load modulation. The implementation of IDPA has showed an improved PAE and adjacent channel leakage ratio (ACLR) performance.

Original languageEnglish
Pages93-98
Number of pages6
Volume10
No1
Specialist publicationIEEE Microwave Magazine
DOIs
StatePublished - Feb 2009

Fingerprint

Dive into the research topics of 'Inverted-load network for high-power Doherty amplifier'. Together they form a unique fingerprint.

Cite this