Improvement of metal gate/high-k dielectric CMOSFETs characteristics by atomic layer etching of high-k gate dielectric

K. S. Min, C. Park, C. Y. Kang, C. S. Park, B. J. Park, Y. W. Kim, B. H. Lee, Jack C. Lee, G. Bersuker, P. Kirsch, R. Jammy, G. Y. Yeom

Research output: Contribution to journalLetterpeer-review

6 Scopus citations

Abstract

Atomic layer etching (ALE) has been applied to the high-k dielectric patterning in complementary metal-oxide-semiconductor field effect transistors (CMOSFETs), and its electrical characteristics were compared with those etched by conventional etching such as wet etching (WE) or reactive ion etching (RIE). The CMOSFET etched by the ALE showed the improvement of the off-state leakage current (Ioff), which was mainly attributed to the decreased perimeter component of the gate leakage current (IG) particularly, at the low field region. The better electrical characteristics are due to the low trap density at the edge of gate oxides in the S/D region of CMOSFETs.

Original languageEnglish
Pages (from-to)82-85
Number of pages4
JournalSolid-State Electronics
Volume82
DOIs
StatePublished - 2013

Keywords

  • Atomic layer etching
  • Complementary metal-oxide-semiconductor field effect transistors (CMOSFETs)
  • High-k dielectric
  • Plasma induced damage

Fingerprint

Dive into the research topics of 'Improvement of metal gate/high-k dielectric CMOSFETs characteristics by atomic layer etching of high-k gate dielectric'. Together they form a unique fingerprint.

Cite this