Skip to main navigation Skip to search Skip to main content

Improved evaluation of DRAM transistors and accurate resistance measurement for real chip contacts by nano-probing technique

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

In this study we have measured and analyzed characteristics of real transistors on dynamic random access memories (DRAM) including cell transistor by using nano-probing system for improved failure analysis. Measuring results of the conventional pad probing and nano-probing were compared on test element group (TEG) patterns of large transistors. The transistor characteristics of nano-probing results were evaluated for the each layer of DRAM structure with comparing the TEGs pad probing results. We also have measured sheet resistance (Rs) and contact resistance (Rc) on source and drain of real transistor bit line contacts (BLC) by nano-probing with transmission line model (TLM) method. We could find the effect of floating BLC was negligible and the effective resistance was only depending on the facing length of the contact plug bottom.

Original languageEnglish
Title of host publication2010 IEEE International Integrated Reliability Workshop Final Report, IIRW 2010
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages161-163
Number of pages3
ISBN (Print)9781424485246
DOIs
StatePublished - 2010

Publication series

NameIEEE International Integrated Reliability Workshop Final Report
ISSN (Print)1930-8841
ISSN (Electronic)2374-8036

Fingerprint

Dive into the research topics of 'Improved evaluation of DRAM transistors and accurate resistance measurement for real chip contacts by nano-probing technique'. Together they form a unique fingerprint.

Cite this