Skip to main navigation Skip to search Skip to main content

Implementation of a single-image haze removal using the FPGA

  • Sungkyunkwan University

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

A comparison of the numbers of cloudy days and clear days shows a recent increase of the former because of fine or yellow dust. Although imaging systems are used in various fields, the imagequality degradation that is due to fog is an outstanding problem. In this paper, a hardware method for the removal of the haze from a single input image using the dark channel prior and the FPGA is proposed; furthermore, a high-quality depth map can be used for fog removal. The problem of the existing haze-removal algorithms is the recognition of the high RGB values as haze, resulting in a loss of the high RGB values. The use of the average atmospheric values, however, implements a high-level transmission map that prevents the loss of the high RGB values (recognized as haze) during the haze removal. In addition, an 8 x 5 matrix is created to improve the speed of the dark-channel calculation, resulting in a speed of more than 500 fps.

Original languageEnglish
Title of host publicationProceedings of the 12th International Conference on Ubiquitous Information Management and Communication, IMCOM 2018
PublisherAssociation for Computing Machinery
ISBN (Electronic)9781450363853
DOIs
StatePublished - 5 Jan 2018
Event12th International Conference on Ubiquitous Information Management and Communication, IMCOM 2018 - Langkawi, Malaysia
Duration: 5 Jan 20187 Jan 2018

Publication series

NameACM International Conference Proceeding Series

Conference

Conference12th International Conference on Ubiquitous Information Management and Communication, IMCOM 2018
Country/TerritoryMalaysia
CityLangkawi
Period5/01/187/01/18

Keywords

  • FPGA
  • Hardware architecture
  • Single-image haze removal

Fingerprint

Dive into the research topics of 'Implementation of a single-image haze removal using the FPGA'. Together they form a unique fingerprint.

Cite this