Highly sensitive CMOS passive wake-up circuit

  • Hanjin Cho
  • , Hyungchul Kim
  • , Yao Xi
  • , Minsu Kim
  • , Sungwook Kwon
  • , Tajun Park
  • , Haksun Kim
  • , Youngoo Yang

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

9 Scopus citations

Abstract

We implement a passive wake-up circuit with high voltage sensitivity using standard CMOS technology. We propose voltage multipliers and inverter chain optimized for high voltage sensitivity. The wake-up circuit converts small RF input signals into a DC signal to trigger the interrupt. Using an RF input signal, whose center frequency is 870MHz and input power is-29.3dBm, we achieved an output voltage of 0.7V, enough to trigger on the output. The fully integrated CMOS IC is fabricated using a 0.18μm standard CMOS process. The chip area is as small as 230X190μm2.

Original languageEnglish
Title of host publicationProceedings of 2008 Asia Pacific Microwave Conference, APMC 2008
DOIs
StatePublished - 2008
Event2008 Asia Pacific Microwave Conference, APMC 2008 - Hong Kong, China
Duration: 16 Dec 200820 Dec 2008

Publication series

NameProceedings of 2008 Asia Pacific Microwave Conference, APMC 2008

Conference

Conference2008 Asia Pacific Microwave Conference, APMC 2008
Country/TerritoryChina
CityHong Kong
Period16/12/0820/12/08

Fingerprint

Dive into the research topics of 'Highly sensitive CMOS passive wake-up circuit'. Together they form a unique fingerprint.

Cite this