Skip to main navigation Skip to search Skip to main content

GaAs p- and n-MOS devices integrated with novel passivation (plasma nitridation and AlN-surface passivation) techniques and ALD-HfO2/TaN gate stack

  • Fei Gao
  • , S. J. Lee
  • , Rui Li
  • , S. J. Whang
  • , S. Balakumar
  • , D. Z. Chi
  • , Chia Ching Kean
  • , S. Vicknesh
  • , C. H. Tung
  • , D. L. Kwong
  • National University of Singapore
  • Agency for Science, Technology and Research, Singapore

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

By using novel surface passivation techniques (Plasma Nitridation, AlN-passivation) on GaAs, we demonstrate GaAs p- and n-MOS devices integrated with ALD-HfO2/TaN gate stack. Results show that robust passivation layers can be achieved at HfO2/GaAs interface, leading to good C-V characteristics on both n- and p-type GaAs with low leakage current. It is also found that GaAs MOS devices with plasma nitridation and AlN-passivation show higher thermal-stability than Si-passivated devices.

Original languageEnglish
Title of host publication2006 International Electron Devices Meeting Technical Digest, IEDM
DOIs
StatePublished - 2006
Externally publishedYes
Event2006 International Electron Devices Meeting, IEDM - San Francisco, CA, United States
Duration: 10 Dec 200613 Dec 2006

Publication series

NameTechnical Digest - International Electron Devices Meeting, IEDM
ISSN (Print)0163-1918

Conference

Conference2006 International Electron Devices Meeting, IEDM
Country/TerritoryUnited States
CitySan Francisco, CA
Period10/12/0613/12/06

Fingerprint

Dive into the research topics of 'GaAs p- and n-MOS devices integrated with novel passivation (plasma nitridation and AlN-surface passivation) techniques and ALD-HfO2/TaN gate stack'. Together they form a unique fingerprint.

Cite this