Design of filter tuning circuit to compensate band width change of band pass filter by process and temperature

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

In this paper, we design a filter tuning circuit that uses the 55 nm CMOS process. When current is applied to the capacitor, the specific voltage charge time and the capacitance are proportional. By using this principle, capacitor is the same value and complex BPF can keep the same bandwidth automatically not being affected by the temperature and process. Complex BPF has center frequency of 1 MHz, bandwidth of 1.2 MHz and ac response of 12 dB.

Original languageEnglish
Title of host publicationProceedings - International SoC Design Conference 2017, ISOCC 2017
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages192-193
Number of pages2
ISBN (Electronic)9781538622858
DOIs
StatePublished - 29 May 2018
Event14th International SoC Design Conference, ISOCC 2017 - Seoul, Korea, Republic of
Duration: 5 Nov 20178 Nov 2017

Publication series

NameProceedings - International SoC Design Conference 2017, ISOCC 2017

Conference

Conference14th International SoC Design Conference, ISOCC 2017
Country/TerritoryKorea, Republic of
CitySeoul
Period5/11/178/11/17

Keywords

  • Baseband analog
  • Complex band-pass filter
  • Filter tuning

Fingerprint

Dive into the research topics of 'Design of filter tuning circuit to compensate band width change of band pass filter by process and temperature'. Together they form a unique fingerprint.

Cite this