Skip to main navigation Skip to search Skip to main content

Delayed partial parity scheme for reliable and high-performance flash memory SSD

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

The I/O performances of flash memory solid-state disks (SSDs) are increasing by exploiting parallel I/O architectures. However, the reliability problem is a critical issue in building a large-scale flash storage. We propose a novel Redundant Arrays of Inexpensive Disks (RAID) architecture which uses the delayed parity update and partial parity caching techniques for reliable and high-performance flash memory SSDs. The proposed techniques improve the performance of the RAID-5 SSD by 38% and 30% on average in comparison to the original RAID-5 technique and the previous delayed parity update technique, respectively.

Original languageEnglish
Title of host publication2010 IEEE 26th Symposium on Mass Storage Systems and Technologies, MSST2010
PublisherIEEE Computer Society
ISBN (Print)9781424471539
DOIs
StatePublished - 2010
Event2010 IEEE 26th Symposium on Mass Storage Systems and Technologies, MSST 2010 - Lake Tahoe, NV, United States
Duration: 6 May 20107 May 2010

Publication series

Name2010 IEEE 26th Symposium on Mass Storage Systems and Technologies, MSST2010

Conference

Conference2010 IEEE 26th Symposium on Mass Storage Systems and Technologies, MSST 2010
Country/TerritoryUnited States
CityLake Tahoe, NV
Period6/05/107/05/10

Fingerprint

Dive into the research topics of 'Delayed partial parity scheme for reliable and high-performance flash memory SSD'. Together they form a unique fingerprint.

Cite this