CXLSim: A Simulator for CXL Memory Expander

  • Seongbeom Kim
  • , Jintaek Kang
  • , Kyunghoon Kim
  • , Seungwook Lee
  • , Beomseok Nam

Research output: Contribution to journalConference articlepeer-review

1 Scopus citations

Abstract

Compute Express Link (CXL), a cache-coherent interconnect protocol for CPUs and PCIe devices, has emerged as a promising solution for memory expansion. In this work, we develop a CXL simulator built upon GEM5 and QEMU to assess the system-wide performance impacts based on varying attributes of CXL devices, such as memory capacity and latency. The simulator directs memory traffic to either system memory or the CXL memory expander, tracks cache hit/miss ratios, and projects application performance. Our simulation study demonstrates that the simulator accurately predicts application performance.

Original languageEnglish
Pages (from-to)156-159
Number of pages4
JournalProceedings of the IEEE International Conference on Big Data and Smart Computing, BIGCOMP
Issue number2025
DOIs
StatePublished - 2025
Event2025 IEEE International Conference on Big Data and Smart Computing, BigComp 2025 - Kota Kinabalu, Malaysia
Duration: 9 Feb 202512 Feb 2025

Keywords

  • CXL
  • memory pool
  • software simulator

Fingerprint

Dive into the research topics of 'CXLSim: A Simulator for CXL Memory Expander'. Together they form a unique fingerprint.

Cite this