Abstract
In this letter, a cost-effective vertical diode scheme for next-generation memory devices, including phase-change memories (PCMs), is realized. After the contact formation for diodes with only one mask layer, an amorphous silicon (a-Si) film was deposited within the contacts using SiH 4 ramp-up ambient in a conventional batch-type furnace in order to minimize the growth of native oxide. A deposition/etch-back/deposition scheme enabled us to achieve robust vertical diodes without any seams or interfacial oxide layer within the vertical diode pillars. Subsequent annealing at 600 °C provided solid-phase epitaxial alignment of the a-Si layer. An ideality factor revealed that the new scheme provided noticeable crystallinity of the silicon diodes. Moreover, the electrical characteristics of the diodes verified that the scheme was suitable for full operation of PCM devices.
| Original language | English |
|---|---|
| Article number | 6101554 |
| Pages (from-to) | 242-244 |
| Number of pages | 3 |
| Journal | IEEE Electron Device Letters |
| Volume | 33 |
| Issue number | 2 |
| DOIs | |
| State | Published - Feb 2012 |
UN SDGs
This output contributes to the following UN Sustainable Development Goals (SDGs)
-
SDG 7 Affordable and Clean Energy
Keywords
- Phase-change memory (PCM)
- SiH ramp-up
- solid-phase epitaxy (SPE)
- vertical diode switch
Fingerprint
Dive into the research topics of 'Cost-effective silicon vertical diode switch for next-generation memory devices'. Together they form a unique fingerprint.Cite this
- APA
- Author
- BIBTEX
- Harvard
- Standard
- RIS
- Vancouver