Skip to main navigation Skip to search Skip to main content

Cost-Effective High-Speed DRAM Testing: Circuit-Level Enhancements with Clock Multiplication and ECC

  • Samsung
  • Sungkyunkwan University

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

Fingerprint

Dive into the research topics of 'Cost-Effective High-Speed DRAM Testing: Circuit-Level Enhancements with Clock Multiplication and ECC'. Together they form a unique fingerprint.
Sort by

Engineering

Earth and Planetary Sciences

Computer Science