Comparison of FPGA Implemented Sobel Edge Detector and Canny Edge Detector

Yong Hyeon Kwon, Jae Wook Jeon

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

9 Scopus citations

Abstract

Result of image processing in computer vision varies with algorithms. In this study, we compare FPGA implemented Sobel edge detector and Canny edge detector. We design edge detectors with Verilog HDL and program Xilinx Vertex-7 FPGA. The goal of this study is to compare output result and resource usage of both edge detection algorithm.

Original languageEnglish
Title of host publication2020 IEEE International Conference on Consumer Electronics - Asia, ICCE-Asia 2020
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781728161648
DOIs
StatePublished - 1 Nov 2020
Event2020 IEEE International Conference on Consumer Electronics - Asia, ICCE-Asia 2020 - Seoul, Korea, Republic of
Duration: 1 Nov 20203 Nov 2020

Publication series

Name2020 IEEE International Conference on Consumer Electronics - Asia, ICCE-Asia 2020

Conference

Conference2020 IEEE International Conference on Consumer Electronics - Asia, ICCE-Asia 2020
Country/TerritoryKorea, Republic of
CitySeoul
Period1/11/203/11/20

Keywords

  • Edge Detection
  • FPGA
  • Image Processing

Fingerprint

Dive into the research topics of 'Comparison of FPGA Implemented Sobel Edge Detector and Canny Edge Detector'. Together they form a unique fingerprint.

Cite this