Skip to main navigation Skip to search Skip to main content

Chip-level thermoelectric power generators based on high-density silicon nanowire array prepared with top-down CMOS technology

  • Y. Li
  • , K. Buddharaju
  • , N. Singh
  • , G. Q. Lo
  • , S. J. Lee
  • Agency for Science, Technology and Research, Singapore
  • National University of Singapore

Research output: Contribution to journal › Article › peer-review

112   Link opens in a new tab Scopus citations

Fingerprint

Dive into the research topics of 'Chip-level thermoelectric power generators based on high-density silicon nanowire array prepared with top-down CMOS technology'. Together they form a unique fingerprint.
Sort by

Material Science

Engineering