Chip level lithography verification system with artificial neural networks
- Jae Pil Shin
- , Jin Sook Choi
- , Dae Hyun Jung
- , Jee Hyong Lee
- , Moon Hyun Yoo
- , Jeong Taek Kong
- Samsung
Research output: Contribution to journal › Conference article › peer-review