Centip3De: A cluster-based NTC architecture with 64 ARM cortex-M3 cores in 3D stacked 130 nm CMOS

David Fick; Ronald G. Dreslinski; Bharan Giridhar; Gyouho Kim; Sangwon Seo; Matthew Fojtik; Sudhir Satpathy; Yoonmyung Lee; Daeyeon Kim; Nurrachman Liu; Michael Wieckowski; Gregory Chen; Trevor Mudge; David Blaauw; Dennis Sylvester

doi:10.1109/JSSC.2012.2222814

Centip3De: A cluster-based NTC architecture with 64 ARM cortex-M3 cores in 3D stacked 130 nm CMOS

David Fick
, Ronald G. Dreslinski
, Bharan Giridhar
, Gyouho Kim
, Sangwon Seo
, Matthew Fojtik
, Sudhir Satpathy
, Yoonmyung Lee
, Daeyeon Kim
, Nurrachman Liu
, Michael Wieckowski
, Gregory Chen
, Trevor Mudge
, David Blaauw
, Dennis Sylvester

University of Michigan, Ann Arbor

Research output: Contribution to journal › Article › peer-review

32 Scopus citations

Abstract

We present Centip3De, a large-scale 3D CMP with a cluster-based near-threshold computing (NTC) architecture. Centip3De uses a 3D stacking technology in conjunction with 130 nm CMOS. Measured results for a two-layer, 64-core system are discussed, with the system achieving 3930 DMIPS/W energy efficiency, which is > 3x improvement over traditional operation at full supply voltage. This project demonstrates the feasibility of large-scale 3D design, a synergy between 3D and NTC architectures, a unique cluster-based NTC cache design, and how to maximize performance in a thermally-constrained design.

Original language	English
Article number	6399548
Pages (from-to)	104-117
Number of pages	14
Journal	IEEE Journal of Solid-State Circuits
Volume	48
Issue number	1
DOIs	https://doi.org/10.1109/JSSC.2012.2222814
State	Published - 2013
Externally published	Yes

UN SDGs

This output contributes to the following UN Sustainable Development Goals (SDGs)

SDG 7 Affordable and Clean Energy

Keywords

3D integrated circuits
energy efficient
many-core architectures
Near-threshold computing
through-silicon vias

Access to Document

10.1109/JSSC.2012.2222814

Cite this

Fick, D., Dreslinski, R. G., Giridhar, B., Kim, G., Seo, S., Fojtik, M., Satpathy, S., Lee, Y., Kim, D., Liu, N., Wieckowski, M., Chen, G., Mudge, T., Blaauw, D., & Sylvester, D. (2013). Centip3De: A cluster-based NTC architecture with 64 ARM cortex-M3 cores in 3D stacked 130 nm CMOS. IEEE Journal of Solid-State Circuits, 48(1), 104-117. Article 6399548. https://doi.org/10.1109/JSSC.2012.2222814

@article{612560e59bf0424aa5e4ff5e1b2fa92f,

title = "Centip3De: A cluster-based NTC architecture with 64 ARM cortex-M3 cores in 3D stacked 130 nm CMOS",

abstract = "We present Centip3De, a large-scale 3D CMP with a cluster-based near-threshold computing (NTC) architecture. Centip3De uses a 3D stacking technology in conjunction with 130 nm CMOS. Measured results for a two-layer, 64-core system are discussed, with the system achieving 3930 DMIPS/W energy efficiency, which is > 3x improvement over traditional operation at full supply voltage. This project demonstrates the feasibility of large-scale 3D design, a synergy between 3D and NTC architectures, a unique cluster-based NTC cache design, and how to maximize performance in a thermally-constrained design.",

keywords = "3D integrated circuits, energy efficient, many-core architectures, Near-threshold computing, through-silicon vias",

author = "David Fick and Dreslinski, \{Ronald G.\} and Bharan Giridhar and Gyouho Kim and Sangwon Seo and Matthew Fojtik and Sudhir Satpathy and Yoonmyung Lee and Daeyeon Kim and Nurrachman Liu and Michael Wieckowski and Gregory Chen and Trevor Mudge and David Blaauw and Dennis Sylvester",

year = "2013",

doi = "10.1109/JSSC.2012.2222814",

language = "English",

volume = "48",

pages = "104--117",

journal = "IEEE Journal of Solid-State Circuits",

issn = "0018-9200",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "1",

}

Fick, D, Dreslinski, RG, Giridhar, B, Kim, G, Seo, S, Fojtik, M, Satpathy, S, Lee, Y, Kim, D, Liu, N, Wieckowski, M, Chen, G, Mudge, T, Blaauw, D & Sylvester, D 2013, 'Centip3De: A cluster-based NTC architecture with 64 ARM cortex-M3 cores in 3D stacked 130 nm CMOS', IEEE Journal of Solid-State Circuits, vol. 48, no. 1, 6399548, pp. 104-117. https://doi.org/10.1109/JSSC.2012.2222814

TY - JOUR

T1 - Centip3De

T2 - A cluster-based NTC architecture with 64 ARM cortex-M3 cores in 3D stacked 130 nm CMOS

AU - Fick, David

AU - Dreslinski, Ronald G.

AU - Giridhar, Bharan

AU - Kim, Gyouho

AU - Seo, Sangwon

AU - Fojtik, Matthew

AU - Satpathy, Sudhir

AU - Lee, Yoonmyung

AU - Kim, Daeyeon

AU - Liu, Nurrachman

AU - Wieckowski, Michael

AU - Chen, Gregory

AU - Mudge, Trevor

AU - Blaauw, David

AU - Sylvester, Dennis

PY - 2013

Y1 - 2013

N2 - We present Centip3De, a large-scale 3D CMP with a cluster-based near-threshold computing (NTC) architecture. Centip3De uses a 3D stacking technology in conjunction with 130 nm CMOS. Measured results for a two-layer, 64-core system are discussed, with the system achieving 3930 DMIPS/W energy efficiency, which is > 3x improvement over traditional operation at full supply voltage. This project demonstrates the feasibility of large-scale 3D design, a synergy between 3D and NTC architectures, a unique cluster-based NTC cache design, and how to maximize performance in a thermally-constrained design.

AB - We present Centip3De, a large-scale 3D CMP with a cluster-based near-threshold computing (NTC) architecture. Centip3De uses a 3D stacking technology in conjunction with 130 nm CMOS. Measured results for a two-layer, 64-core system are discussed, with the system achieving 3930 DMIPS/W energy efficiency, which is > 3x improvement over traditional operation at full supply voltage. This project demonstrates the feasibility of large-scale 3D design, a synergy between 3D and NTC architectures, a unique cluster-based NTC cache design, and how to maximize performance in a thermally-constrained design.

KW - 3D integrated circuits

KW - energy efficient

KW - many-core architectures

KW - Near-threshold computing

KW - through-silicon vias

UR - https://www.scopus.com/pages/publications/84872170430

U2 - 10.1109/JSSC.2012.2222814

DO - 10.1109/JSSC.2012.2222814

M3 - Article

AN - SCOPUS:84872170430

SN - 0018-9200

VL - 48

SP - 104

EP - 117

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

IS - 1

M1 - 6399548

ER -

Centip3De: A cluster-based NTC architecture with 64 ARM cortex-M3 cores in 3D stacked 130 nm CMOS

Abstract

UN SDGs

Keywords

Access to Document

Other files and links

Fingerprint

Cite this