A SIMO DC-DC boost converter with high efficiency and small area

  • Zaffar Hayat Nawaz Khan
  • , Nabeel Ahmad
  • , Danial Khan
  • , Hamed Abbasizadeh
  • , Syed Adii Ali Shah
  • , Young Jun Park
  • , Kang Yoon Lee

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

1 Scopus citations

Abstract

In this paper, a small area and a high efficiency Single Inductor Multiple Output (SIMO) Boost converter with Digital Pulse Width Modulation (DPWM) using Interlaced Hysteresis Delay Cells (IHDCs) is proposed. This technique has advantage of small area and high efficiency from prior works. The DPWM is composed of Delay Line using Interlaced Hysteresis Delay Cells. The fabrication CMOS Process is 55nm with a standard supply voltage of 1.8V and having 2.2V and 2.4V at its output. The area occupied by the chip is about 170μm × 190μm and efficiency is 94.00%.

Original languageEnglish
Title of host publicationInternational Conference on Electronics, Information and Communication, ICEIC 2018
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages1-3
Number of pages3
ISBN (Electronic)9781538647547
DOIs
StatePublished - 2 Apr 2018
Event17th International Conference on Electronics, Information and Communication, ICEIC 2018 - Honolulu, United States
Duration: 24 Jan 201827 Jan 2018

Publication series

NameInternational Conference on Electronics, Information and Communication, ICEIC 2018
Volume2018-January

Conference

Conference17th International Conference on Electronics, Information and Communication, ICEIC 2018
Country/TerritoryUnited States
CityHonolulu
Period24/01/1827/01/18

Keywords

  • DC-DC Converter
  • Digital Pulse Width Modulation
  • Interlaced Hysteresis Delay Cells

Fingerprint

Dive into the research topics of 'A SIMO DC-DC boost converter with high efficiency and small area'. Together they form a unique fingerprint.

Cite this