A real-time window-based image processing architecture using a mapping table

This paper proposes a window-based image processing architecture that minimizes data activities. This architecture has a mapping structure between the line buffer and the window buffer. Each buffer handler writes or reads pixel data in one direction. This feature allows the designer to use a FIFO memory, as well as dual port random memory in the proposed architecture. Thus, the designer can select buffer types as per design efforts. We use this architecture to implement a dynamic threshold circuit. In order to meet time constrains, the output is processed by the pipeline method to meet time constraints. The pipeline method incurs output latency. The Sync Generator module is added to the implemented circuit to synchronize processed image information. Experiments show the logic quality of the circuit implemented circuit using the proposed architecture.