A Design of Phase Shifting Phase Locked Loop with Dual Loop Structure for Beamforming Application

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

This paper presents a structure of Phase-Locked Loop (PLL) that can shift phase by itself. The frequency of the reference clock is 50MHz, and the target frequencies are 5.8 GHz and 4.8 GHz. The PLL structure in this paper has one more Phase-Frequency-Detector (PFD) and one more charge pump. The key idea is to apply two divider output signals with constant delay to each PFD and Charge Pump, then the phase of the output signal of Voltage-Controlled-Oscillator (VCO) is shifted depending on the current of two charge pumps. In this paper, the circuit was designed using a 130nm CMOS process. The phase shifting resolution of the designed PLL is 5.625 degrees.

Original languageEnglish
Title of host publicationICUFN 2023 - 14th International Conference on Ubiquitous and Future Networks
PublisherIEEE Computer Society
Pages752-756
Number of pages5
ISBN (Electronic)9798350335385
DOIs
StatePublished - 2023
Externally publishedYes
Event14th International Conference on Ubiquitous and Future Networks, ICUFN 2023 - Paris, France
Duration: 4 Jul 20237 Jul 2023

Publication series

NameInternational Conference on Ubiquitous and Future Networks, ICUFN
Volume2023-July
ISSN (Print)2165-8528
ISSN (Electronic)2165-8536

Conference

Conference14th International Conference on Ubiquitous and Future Networks, ICUFN 2023
Country/TerritoryFrance
CityParis
Period4/07/237/07/23

Keywords

  • Beamforming
  • Phase Shifting Phase-Locked Loop
  • Phase-Locked Loop (PLL)

Fingerprint

Dive into the research topics of 'A Design of Phase Shifting Phase Locked Loop with Dual Loop Structure for Beamforming Application'. Together they form a unique fingerprint.

Cite this