A 21-Gb/s Duobinary Transceiver for GDDR Interfaces With an Adaptive Equalizer

Dongsuk Kang; Jae Woo Park; Injae Park; Min Su Park; Xuefan Jin; Kyu Dong Hwang; Dae Han Kwon; Jung Hoon Chun

doi:10.1109/JSSC.2022.3170439

A 21-Gb/s Duobinary Transceiver for GDDR Interfaces With an Adaptive Equalizer

Dongsuk Kang, Jae Woo Park, Injae Park, Min Su Park, Xuefan Jin, Kyu Dong Hwang, Dae Han Kwon, Jung Hoon Chun

Research output: Contribution to journal › Article › peer-review

13 Scopus citations

Abstract

In this article, we propose a duobinary transceiver for graphics double-data-rate (GDDR) memory interfaces. The proposed voltage-mode driver complies with the GDDR impedance specifications without sacrificing the ratio of level mismatch (RLM). The quarter-rate time-interleaved successive approximation duobinary receiver (Rx) reduces the forwarded clock frequency and minimizes the capacitive loading of the front-end analog equalizer (EQ). To compensate for the channel loss, the transmitter is composed of a three-tap feed-forward EQ, and the Rx employs a continuous-time linear EQ. Also, an EQ adaptation scheme applicable to duobinary signaling is proposed. The transceiver achieves a 10-12 bit error rate at 21 Gb/s with 1.42 mW/Gb.

Original language	English
Pages (from-to)	3083-3093
Number of pages	11
Journal	IEEE Journal of Solid-State Circuits
Volume	57
Issue number	10
DOIs	https://doi.org/10.1109/JSSC.2022.3170439
State	Published - 1 Oct 2022
Externally published	Yes

Keywords

Adaptive equalizer (EQ)
duobinary
feed-forward equalizer (FFE)
graphics double-data-rate (GDDR)
high-speed interface
time-interleaving

Access to Document

10.1109/JSSC.2022.3170439

Cite this

@article{04f9c19a0c1040c9ac0620a7ea1b4a83,

title = "A 21-Gb/s Duobinary Transceiver for GDDR Interfaces With an Adaptive Equalizer",

abstract = "In this article, we propose a duobinary transceiver for graphics double-data-rate (GDDR) memory interfaces. The proposed voltage-mode driver complies with the GDDR impedance specifications without sacrificing the ratio of level mismatch (RLM). The quarter-rate time-interleaved successive approximation duobinary receiver (Rx) reduces the forwarded clock frequency and minimizes the capacitive loading of the front-end analog equalizer (EQ). To compensate for the channel loss, the transmitter is composed of a three-tap feed-forward EQ, and the Rx employs a continuous-time linear EQ. Also, an EQ adaptation scheme applicable to duobinary signaling is proposed. The transceiver achieves a 10-12 bit error rate at 21 Gb/s with 1.42 mW/Gb.",

keywords = "Adaptive equalizer (EQ), duobinary, feed-forward equalizer (FFE), graphics double-data-rate (GDDR), high-speed interface, time-interleaving",

author = "Dongsuk Kang and Park, \{Jae Woo\} and Injae Park and Park, \{Min Su\} and Xuefan Jin and Hwang, \{Kyu Dong\} and Kwon, \{Dae Han\} and Chun, \{Jung Hoon\}",

note = "Publisher Copyright: {\textcopyright} 1966-2012 IEEE.",

year = "2022",

month = oct,

day = "1",

doi = "10.1109/JSSC.2022.3170439",

language = "English",

volume = "57",

pages = "3083--3093",

journal = "IEEE Journal of Solid-State Circuits",

issn = "0018-9200",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "10",

}

TY - JOUR

T1 - A 21-Gb/s Duobinary Transceiver for GDDR Interfaces With an Adaptive Equalizer

AU - Kang, Dongsuk

AU - Park, Jae Woo

AU - Park, Injae

AU - Park, Min Su

AU - Jin, Xuefan

AU - Hwang, Kyu Dong

AU - Kwon, Dae Han

AU - Chun, Jung Hoon

PY - 2022/10/1

Y1 - 2022/10/1

N2 - In this article, we propose a duobinary transceiver for graphics double-data-rate (GDDR) memory interfaces. The proposed voltage-mode driver complies with the GDDR impedance specifications without sacrificing the ratio of level mismatch (RLM). The quarter-rate time-interleaved successive approximation duobinary receiver (Rx) reduces the forwarded clock frequency and minimizes the capacitive loading of the front-end analog equalizer (EQ). To compensate for the channel loss, the transmitter is composed of a three-tap feed-forward EQ, and the Rx employs a continuous-time linear EQ. Also, an EQ adaptation scheme applicable to duobinary signaling is proposed. The transceiver achieves a 10-12 bit error rate at 21 Gb/s with 1.42 mW/Gb.

AB - In this article, we propose a duobinary transceiver for graphics double-data-rate (GDDR) memory interfaces. The proposed voltage-mode driver complies with the GDDR impedance specifications without sacrificing the ratio of level mismatch (RLM). The quarter-rate time-interleaved successive approximation duobinary receiver (Rx) reduces the forwarded clock frequency and minimizes the capacitive loading of the front-end analog equalizer (EQ). To compensate for the channel loss, the transmitter is composed of a three-tap feed-forward EQ, and the Rx employs a continuous-time linear EQ. Also, an EQ adaptation scheme applicable to duobinary signaling is proposed. The transceiver achieves a 10-12 bit error rate at 21 Gb/s with 1.42 mW/Gb.

KW - Adaptive equalizer (EQ)

KW - duobinary

KW - feed-forward equalizer (FFE)

KW - graphics double-data-rate (GDDR)

KW - high-speed interface

KW - time-interleaving

UR - https://www.scopus.com/pages/publications/85132523285

U2 - 10.1109/JSSC.2022.3170439

DO - 10.1109/JSSC.2022.3170439

M3 - Article

AN - SCOPUS:85132523285

SN - 0018-9200

VL - 57

SP - 3083

EP - 3093

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

IS - 10

ER -

A 21-Gb/s Duobinary Transceiver for GDDR Interfaces With an Adaptive Equalizer

Abstract

Keywords

Access to Document

Other files and links

Fingerprint

Cite this