Personal profile
Education
(Ph.D.) University of Michigan, MI, USA, 2012
(M.S.) University of Michigan, MI, USA, 2008
(B.S.) POSTECH, Korea, 2004
Professional Experience
Assistant Research Scientist, University of Michigan, MI, USA, 2012-2015
Co-founder, CubeWorks Inc., MI, USA, 2013
Research Fellow, University of Michigan, MI, USA, 2012
Visiting Scholar, IBM T.J. Watson Research Center, NY, USA, 2009
Graduate Technical Intern, Intel Corp., OR, USA, 2008
Awards
Samsung Human-Tech Thesis Competition, Silver Prize, 2012
Intel Ph.D. Fellowship 2011
Samsung Scholarship 2005
Presidential Award for Honor Students 2004
Fingerprint
- 1 Similar Profiles
Collaborations and top research areas from the last five years
-
Steep-Switching Memory FET for Noise-Resistant Reservoir Computing System
Kang, S., Kim, J., Lee, S. M., Baek, S., Oh, S., Lee, Y. & Lee, S., 2 Feb 2026, In: Advanced Functional Materials. 36, 10, e11704.Research output: Contribution to journal › Article › peer-review
Open Access1 Link opens in a new tab Scopus citations -
A DC-DC Converter with 30% Reduced Undershoot Using Slew-Rate-Based Adaptive Frequency Control
Lee, M. J. & Lee, Y., 2025, 2025 International Technical Conference on Circuits/Systems, Computers, and Communications, ITC-CSCC 2025. Institute of Electrical and Electronics Engineers Inc., (2025 International Technical Conference on Circuits/Systems, Computers, and Communications, ITC-CSCC 2025).Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review
-
An Efficient On-Chip Reference Search and Optimization Algorithms for Variation-Tolerant STT-MRAM Read
Chung, K., Choi, Y., Seo, D. & Lee, Y., 2025, 2025 Design, Automation and Test in Europe Conference, DATE 2025 - Proceedings. Institute of Electrical and Electronics Engineers Inc., (Proceedings -Design, Automation and Test in Europe, DATE).Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review
-
A Phase-Locked Minimum-Energy-Point-Tracking Enabled by Unified-Clock-Power-and-Body-Bias Slack Regulation and PI-Ratio Based In-Situ Loop Gain Optimization with 97.4% Supply Voltage Margin Recovery at Minimum-Energy-Point in 28nm FDSOI
Jeong, M., Gi, H., Cho, M., Kim, M., Kim, D., Park, S., Lee, W., Kim, S., Yoon, Y., Han, S., Seo, D., Lee, J. & Lee, Y., 2025, 2025 IEEE Custom Integrated Circuits Conference, CICC 2025 - Proceedings. Institute of Electrical and Electronics Engineers Inc., (Proceedings of the Custom Integrated Circuits Conference).Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review
1 Link opens in a new tab Scopus citations -
A scalable neural network emulator with MRAM-based mixed-signal circuits
Lee, J., Song, J., Im, H. S., Kim, J., Lee, W., Yi, W., Kwon, S., Jung, B., Kim, J., Lee, Y. & Chun, J. H., 2025, In: Frontiers in Neuroscience. 19, 1599144.Research output: Contribution to journal › Article › peer-review
Open Access1 Link opens in a new tab Scopus citations